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I n  t h is  j ja p o r  g o iio r a t io n  a n d  p r o p e r t ie s  o f  m u l t i le v e l  se q u o iic e H  a r e  d is c u s s e d . T h e  
u se  o f  p h a s e  lo g ic  fo i  g e n e r a t in g  E .F  m u l t i p h a s e -p B c u d o -r a i id o m  s e q u o n c o s  is  d e s ­
c r ib e d  A p p l ic a t io n  o f  th e s e  c o d e s  m  c o m m u n ic a t i o n  a n d  s c h e m e s  f o r  t e r n a r y  c o u n t ­
in g  a n d  b i l i a r y -t e r n a r y  c o n v e r s io n  a r e  p r e s e n t e d .
I n t r o d t j c t t o n
Tliej’o has heoii considerable interest* in recent years in binary quasi-random 
sequences with jiarticular ret’orenco to their aiiplication in radar, eommunicatioH 
systems and automatic error-correction circuits.
Psoado-random sequence (jn's) is so-called as it has some important 
characteristics in common with random noise. These are (?') a complicated 
looking structure which makes a part of the waveform indistinguishable from 
a sampled function of noise, {u) nearly zero average value over a specified period, 
[lii) a sharp auto-correlation function.
But such sequences are better suited for ajiplication in that {i) they can be 
generated by a perfectly deterministic process, and (ii) the peak factor can be 
made much lower than that of random noise.
When the sequences are made of presence or absence of a pulse or the 
positive and negative pulse, or any other set o f two distinct states then we call it a 
binary prs. In multilevel j)rs similarly, we must have larger number of states 
wliich may be pulses of different amplitude, sine or cosine functions with different 
phases or frequencies or any other recognizable parameters.
It has been suggested (Briggs 196b) that ternary prs can be generated 
by addition of a binary sequence witli its transformed version. Sequences thus 
obtained are seen to have a spread out correlation function.
In the present paper, techniques of generation of multilevel sequences, which 
are based on shift-register techniques as employed for generating binary sequences, 
are described. The two state jOhp-flops are replaced by multistate devices. The
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logic remains still modular but the moduli may be prime or non-prime and tahe 
on values of 3, 4, 5, etc. Multistate devices where states signify specified 
amplitudes are difficult to realize if the number of states exceeds 3. However, 
if the states are made to signify the phases of a carrier then multistate devices 
and logical units {e.ff., modular adder, multiplier) can quite easily be realized.
Generation of multilevel sequences both on amplitude and phase basis 
arc considered in Section 1. Properties of such sequences are also discussed 
hero Realization of such sequences both on amplitude and phase basis is dis­
cussed in Section 2. Application of such codes in communication and other 
,special purposes and the advantages arising out of their use are discussed in 
Section 3.
S^JCTION I
MuUilevd Sequences and Their Properties
Multilevel sequences having ?i levels can be generated, using s-stage multi­
level shift register (Taub 1968) witli propej* feedback (according to the generating 
pulyuomial) to the first stage, which is the modulo-?i-sum (Pugh 1967) of the out­
puts of the appropriate stages multiplied by 1, 2, ... or n.
The maximum length which can be generated m an ii-levol generator is 
L — 1, where n is the number of levels in the sequence and s (determining
the length) is tho degree of the generating polynomial. The polynomial chosen 
must be irreducible, To find out the irreducible polynomials of a given degree 
cue has only to eliminate the polynomials which can be factorized into poly- 
uojiiials of lower degree. The irreducible polynomials for prime modulo 3, 5 
and 7 have been tabulated by Church (1935). It has to be mentioned that an 
uTcducible generating polynomial does not necessarily lead bo a maximal length 
■smpicnce. In other words, the irreducible character is a necessary but not a 
auflicient condition for generating sequences of maximal length.
The polynomials of modulus-3 give rise to ternary sequences and the poly­
nomials are listed by Elspas (1959). The sequences obtained with these poly­
nomials are presented here in table 1.
To understand the operation of the generator one may consider for example, 
a iemary function Z?’’0 2 D ® 0 / — 0 with the initial condition 012. Here one must 
3 3
Itrep in mind that addition and multiplication obey modular logic. With such an 
arrangement the multistate device will successively go through the states 012, 
201, 220. 222, 022, 002, 100, 010, 101, 210, 121, 112, 211, 021, 102, 110, 111, 011, 
001, 200, 020, 202, 120, 212, 221, 122, 012, . Thus after 26 changes the shift
registers have come back to the original 012 state and again the sequence is 
repeated. Thus at the output one will have a repetitive sequence given in the 
table below.
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Table 1
g e n e r a t in g  j jo ly n o n u a l  le n g t h s e q u o n c o e  o b t a in e d
1. D^0D=>02D01 
3 3
2 6 01200221222010210011211102
2. D302D01 
3  3
01221202001110211210100222
3  D = 0 2 D = * 0 1
3  3
2 6 01211201110020212210222001
4 .  D 3 0 2 D = = 0 D 0 1  
3  3  3
01222120101100211121020220
5. 2D302D=0] 
3  3
13 0121001011122,
0212002022211
6. 2D^0D01 
3  3
tT D^0D=0D02
3  3  3
1 3 0121022111010.
0212011222020
13 0120022122201,
0210011211102
8. 2D^0D«0D01 
3  3  3
1 3 0120201112110,
0210102221220
It is observed that after 13 bits the sequence is an exact repetition of the 
earlier bits with positions of 1 and 2 interchanged. In the last four polynomials 
the sequence repeats itself after 13 bits.
I f  the value of s is increased to 4, the length of the sequence corresponding 
to an irreducible generating polynomial may be 5, 10, 16, 20, 40 and 80, i,e,, 
there may be 16 sequences of length 5, 8 sequences of length 10, 5 sequences 
of length 16, 4 sequences of length 20, 2 sequences of length 40, or a single sequence 
of length 80. But if the polyncjmial chosen is reducible then we will have se­
quences of unequal length depending on the initial conditions of the registers.
When the sequences generated are not of maximal length i.e., L ^  n‘ —l 
all the possible permutations of the states do not occur. The length then obtained 
corresponds to a subset of the permutation and depends on the initial conditions 
The subsets are in general closed on themselves and mutually exclusive.
So far we were discussing the sequences derived from generating poly­
nomials corresponding to prime modulus. But in case o f sequences obtained 
from non-prime modulus such as “'quaternary* or ‘sextic’ sequences (t.e. the 
sequences which consist o f 4 or 6 different states) even if one chooses the prime 
polynomial, the length obtained is not equal to (w*—1), the sequence breaks 
up into several subsequences depending on the initial conditionB.
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Table 2 shows the quaternary sequences obtained corresponding to generat­
ing polynomials listed. The maximum length for polynomial of degree 3 is 14. 
There are 4 sequences of length 14 and a single sequence of length 7, totalling 
63 possible states. The sum of the lengths of all the possible subsequences of a 
given generating polynomial is equal to 1.
Table 2
g e n e r a t in g  p o l y n o m ia l l e n g t h se q u en co H  o b t a in e d
1 4 0 0 1 3 1 2 3 0 2 3 1 1 0 3 ,
4  4
7
0 0 3 1 3 2 1 0 2 1 3 3 0 1 ,
0 1 2 2 1 1 1 2 1 2 0 3 3 1 ,
0 3 2 2 3 3 3 2 3 2 0 1 1 3 ,
0 0 2 2 2 0 2
D 3 0 2 D 0 T 1 4 0 1 2 2 1 3 1 0 1 0 0 3 3 3 ,
4  4
7
0 3 2 2 3 1 3 0 3 0 0 1 1 1 ,
0 2 1 1 3 2 1 2 0 3 1 1 2 1 ,
0 2 3 3 1 2 3 2 0 1 3 3 2 3 ,
0 0 2 2 2 0 2
D " © 3 D = © I 14 0 1 2 1 1 3 0 2 1 2 3 1 1 2 ,
4  4
7
0 3 2 3 3 1 0 2 3 2 1 3 3 2 ,
0 0 1 0 1 3 1 2 2 1 0 3 3 3 ,
0 0 3 0 3 1 3 2 2 3 0 1 1 1 ,
0 0 2 0 2 2 2
D 3 0 D - 0 I 1 4 0 1 2 3 1 3 0 0 1 0 3 3 1 2 ,
4  4 0 3 2 1 3 1 0 0 3 0 1 1 3 2 .
0 1 3 3 0 2 1 2 1 1 1 2 2 1 .
0 3 1 1 0 2 3 2 3 3 3 2 2 3 ,
7 0 0 2 0 2 2 2
3 D = © D 0 I 1 4 0 1 2 2 3 3 3 0 3 0 0 3 1 3 ,
4  4
7
0 3 2 2 1 1 1 0 1 0 0 1 3 1 ,
0 1 1 3 2 3 0 2 1 3 3 2 1 2 ,
0 3 3 1 2 1 0 2 3 1 1 2 3 2 ,
0 0 2 2 2 0 2
3 D » © 3 D 0 1 1 4 0 1 2 2 3 1 3 2 3 2 0 3 1 1 ,
4  4
7
0 3 2 2 1 3 1 2 1 2 0 1 3 3 ,
0 0 1 1 1 2 3 0 2 1 1 3 0 1 ,
0 0 3 3 3 2 1 0 2 3 3 1 0 3 ,
0 0 2 2 2 0 2
3 D 3 0 D * 0 T 1 4 0 1 2 3 3 3 0 0 3 0 1 3 3 2 ,
0 3 2 1 1 1 0 0 1 0 3 1 1 2 ,
0 1 1 3 0 2 3 2 3 1 3 2 2 1 ,
0 3 3 1 0 2 1 2 1 3 1 2 2 3 ,
7 0 0 2 0 2 2 2
3 D 3 0 3 D = 0 I 1 4 0 1 2 1 3 3 0 2 3 2 1 1 3 2 ,
0 3 2 3 1 1 0 2 1 2 3 3 1 2 ,
0 0 1 0 1 1 1 2 2 3 0 1 3 1 ,
0 0 3 0 3 3 3 2 2 1 0 3 1 3 ,
7 0 0 2 0 2 2 2
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An observation of the sequences shows that the 4 sequences of length 14 
corresponding to a fixed polynomial consist o f two pairs, a sequence in a pair 
being obtainable by interchanging the positions o f one and three in the other,
Similarly the maximum length for polynomials o f degree 4 is 30. Some 
of these are symmetric with 1 and 3 positions interchanged and others are asym­
metric.
Properties
The first point to note is that the sequences have zero or nearly zero average 
value over a specified length. This is true in case of a prime modulus. This 
properly follows from the fact that the length obtained is the permutation of all 
the possible sets of states excepting 000 ... 0, the different states occur equal 
numbers of times to enable the average value to be zero. But in case of non- 
primo modulo the sequences do not contain all such permutation and so the 
average value is in general not equal to zero.
The modulo sum of two members of such sequences gives rise to another 
sequence whether the sequences are generated corresponding to a polynomial 
of prime or non-prime modulus. The sequences thus obtained are the shifted 
version of the sequence or its conjugate {i e., the same sequence with 1 or 2 posi­
tion interchanged in case of ternary and 1 and 3 position interchanged in quater­
nary). This is in general true for any shift-register generated sequence.
Considering the aperiodic auto-correlations of the sequences of length 13, 
we see that the side-lobes are l/8th of the peak. The periodic auto-correlations 
of such sequences are also found to be of the same character. The cross correla­
tion properties of such sequences are found also to be very good. Unfortunately, 
however, the correlation properties of sequences of larger length are not that 
good. This is true for sequences generated corresponding to polynomial of non­
prime modulo. They are good enough to be used in connection with correla­
tion detection method. Thus generally, we can say that correlation properties 
of the multilevel prs’s are same as that of binary prs’s but the ternary sequences 
of length 13 have the unique properties of a correlation as described earlier and 
they may be classified as optimum correlation (Golomb & Scholtz, 1966) ternary 
prs’s. This correlation output is shown in figure 1.
F io u k u  1 . D i g i t a l  m a t c h e d  f i l te r  o u t p u t  o f  a  1 3  b i t  t e r n a r y  p r s  w i t h  d i g i t a l  d e la y '
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The power speotnun o f the multilevel pra is of the same nature as that 
of the binary pra. The minima vrill occur at a frequency equal to the multiple 
of the pulse repetition frequency (prf). The first maximum occurs at //jfc, 
w hore/istheprf and fcisthenumber of bit in the sequence. The other maxima
occur at 2A±1\ " 2  / /a n d  A; =  1, 2, ,
Error Prohahilities in Ternary Decoding
In ternary coding on amplitude basis the three states are 0, 1, and —1. The 
decision circuit will include a threshold element with a level o f | a |. The output 
will be recognised as 1, if input exceeds a and —1 if the input is less than ~a  
and otherwise as zero (i.e., it lies between —a and H-a). When a zero is 
sent an error would occur if \ne\ is greater than a where nc is the inphase 
component of noise. Similarly if 1 [or —1] is sent the error would occur if 
(^ S+Wb) <  a [or {n^^S) >  — a], where S is the signal component. I f  the a priori 
probabilities of the states are represented as p(0), p (l) and p (—1) the error 
probability is
whore is the error probability when A is sent.
Now
P e ( - l )  =  P b(i )
Pe(o) =  1  — V^ TTO- 0
Je--»2/2oa dx.
In figure 2 the variation of error probability with SNR is plotted for different 
values of the relative threshold ajS.
F i u u b b  2 t  E r r o r  p r o b a b i l i t ie s  o f  t e r n a r y  d e -o o d in g .
S e c t io n  2
Raalization of Suck Sequences
For generating a ternary sequence the same ideas as employed in the case 
of binary are used The block diagram of such a system is shown in figure 3. 
Hero D represents tlie three level shift register element and 0  represents the
mods adder. The multiplying units are represented by |2rl| or \x2\.
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F i g u k b  3 .  Block d ia g r a m  of 3 level p r s  g e n e r a t o r .
In the diagi’am the logic is set according to the generating pol5moinial 
D ^ 0 2 i)2 © /— 0 initial condition like 012, 121, 211, or any other permissible 3 3
sot is forced on the ternary shift register. The output o f any o f the shift register 
or the mods adder will give the specified sequence.
In general, sequences we require circuits with more than three stable states. 
These circuits are quite difficult to build and the multi-level logic circuits are not 
available. So one has to take resort to three or multiphase systems. For 
these purpose one has to establish equivalents o f shift register, multiplier and 
modulo adder.
A direct method of generating pseudo-random phase shift sequences is to 
employ rf equivalents to the shift register element or the delay element, the 
modulo-p-adder and modulo-p-scalar multipliers, and interconnect them accord­
ing to desired feedback logic. The shift register element would consist o f a syn­
chronised oscillator at a frequency of (either a 7i-phase oscillator or a subharmonic 
oscillator of order Ijn) to which a gated rf input is applied (the duration of the 
gates (gating time) must be such as to ensrure that the phase o f the oscillator is 
locked to the phase of tho input after the period o f gating). The states or levels 
here correspond to the different possible phases (mod 27t). The mod— adder 
would sum the phases of the inputs. For two inputs this is achieved by multiply­
ing the two inputs.
The inputs and outputs o f any element are capable o f being at any time m 
any one of the n states represented by the digits 0 , 1, 2,  ..., n— 1. The operations 
involved are synchronous i.e , the stored digits are forced to change at the samo
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time as in any clocked system. Ordinarily, the time separation between any 
two possible transitions is fixed signifying that the clock rate is fixed. There 
are however, situations when variable prf may be used with profit.
The behaviour of a given linear sequential network of the above type can 
be described in terms of the associated transfer matrix and the state diagram. 
The length of the cycle in a given network can be determined from the charac­
teristic polynomial associated with the transfer marrix. One has to find the 
smallest integer k such that the characteristic polynomial divides X*—1 with­
out a remainder.
The block diagram of a shift register element is shown in figure 4. The 
input frequency is multiplied 4 times and this is mixed with a frequency which 
is thrice that of the input. The difference frequency is taken out after passing 
through a filter. The input is gated and fed to a synchronous oscillator v’hich 
may be a subharmonic oscillator of order Ijn and can have n different phases. 
The phase of the sync, oscillator will be locked to that of the input pliase if the 
input voltage is adequate, the switching time being dependent on injmt voltage 
and circuit Q. It is considered advisable to keep the circuit Q low during the 
period of switching and otherwise quite high.
f
F ia u u E  4 .  K F  s h i f t  r e g is t e r  fo r  th r e e  p h a s e  s y s t e m  :— U n i t  p h a s e  s h i f t  f o r  e a c h  c ir c u la t io n .
In multiphase systems multiplication means change of phase. Multiplica­
tion by 0 means that the component is absent, by 1 means it remains the same, by 
2 means a pliase change of 27t/?i, and so on. This can be incorporated only by 
extending the idea of shift register as showm in block diagram (figure 5).
E
F i g u h b  6 .  F h eise  m u lt i p l i e r  :— P h a s e  o f  t h e  o u t p u t  h  t i m e s  th e  p h a s e  o f  t h e  in p u t .
The 5-ary sequence is multiplied by Jb =  2, 3, ... or w according to the 
I'equirement and mixed with a signal of frequency (L—1) wf. The difference 
frequency is selected and is fed to the sub-harmonic oscillator. The output 
of the oscillator wilfbe in same phase as the input to it if the conditions discussed 
shift-register are satisfied.
240 N . B . C hak raborti a n d  A . K . M u k h erjee
Another basic circuit of importance is the modulo addition circuit, block 
diagram of which is shown in figure 6. Here the product, o f the two inputs cos 
and cos (too+^^a) is taken and is mixed with a signal o f frequency coq. 
The output signal phase will be equivalent to the signal whose phase is the sum 
of the two phases. As the phases are distributed in an equispaoed closed field, 
the sum follows modular logic.
Mfwra ^
FiGUBffi 6. P h a s e  a d d e r  ( m o d u lo )  :—  T h e  o u t p u t  r  f .  o o r rio r  p h a s e  e q u i v a l e n t  t o  t h e  s u m  o f  
t h e  t w o  m p u t  s ig n a l  p h a s e s .
Now these basic blocks can be connected in the same fashion as stated 
earlier corresponding to the generating polynomial and we will obtain the desired 
sequence.
To generate polyphase codes discussed by Prank (1963), one can use the 
mod-jo adder described above in combination with a shift-register in a feedbaojc 
arrangement. For example if the code is 0,0,0,0; 0,1,2,3; 0,2,0,2; 0,3,2 1; one 
recognises that it is required to introduce phase advance per bit in the different
This can be achieved if!- 2;t- ,blocks of length four of amount for the wth group, 
one of the two inputs to mod-4 adder is obtained from a phase shift type ring 
counter, the other input being the output of the shift register.
The multi-phase output can, if desired, be modified into multilevel output by 
multiplying the multiphase voltage with a voltage having selected reference and 
passing the output through a low pass filter. For example in a ternary system 
if the phases of the outputs are 0“, 120°, 240°, then multiplication by a voltage 
at a reference phase of 90° wiU give outputs proportional to 0, 1, —1.
Section 3
Use of Multilevel Ternary PR Codes for GomrnunicaJtion
Multilevel prs may be employed in any pulse digital modulation system 
by replacing the single jmlse or state by the coded sequence. The additional 
unit required is a filter matched to the particular sequence.
PCM
In cose of pulse code modulation the analog signal is first converted into 
a ternary code and then these ternary codes are used as the initial condition of 
the sequence generator. For analog digital conversion, two types of systems
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which are in fact direct extensi<jns of the concepts involving in binary Analog/ 
Digital converter have been found suitable.
In the first system analog signal is used to width modulate a pulse. The 
greater the amplitude of the sample of the analog signal larger is the width 
of tlie pulse. Tliis width modulated pulse is now used to gate a train of clock 
pulses. Larger the width greater is the number of clock pulses allowed to pass. 
’^lle number of clock pulses are counted in a ternary system.
The ternary counter is composed of a ring counter of order throe. When 
tlie last stage of the ring counter is changing from 1 to 0 then only it can change 
the state of the following ring counter.
The block diagram of the system is sho'wm in figure 7. If .^ 4^  of the system 
is ON then wo will have a ‘zero’ in the iiosition corresponding to tfie value of j.
1 r is ON we will have an ‘one’ in the position denoted by suffix j  and if Cj is 
ON we will have a ‘ two’ in the position of the suffix. As an example let us con­
sider 19. Here looking into the ring counter we note that are ON,
which can be represented by the ternary number 201. Now these initial condi­
tions can be fed to the shift register generator.
Jn the other system we must have an idea of the amplitude of the signal. 
This gives us the knowledge about the digit of pulse the code consists of. For 
simplicity of discussion let us think that the maximum amplitude is less than 27.
The block diagram of the system is shown in figure 8. The input is first 
divided by 9 and this is fed to a three state device. The output of the three 
stale device should correspond to the amplitude of the input both qualitatively 
4
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and quantitatively. The output is subtracted from the input of the three state 
device and it is divided by 9 and applied to another three state device. The
F ig u b e  8 .  A lL o r n a t iv o  f o r m  o f  tez’n a r y  c o u n t e r .
same method is followed in the last stage also, and we get the state o f the device 
as the code corresponding to the amplitude. This may similarly be used as an 
initial condition of the sequence generator If  the maximum amplitude is 
more than 27 wo have to increase the number of stages accordingly.
Binary ternary conversion
Since most present day data systems use binary mode, a binary to ternary 
converter would be very iiseful. At the moment the only technique available 
is to decode the binary/ternary code and then encode in ternary/binary code.
The decoding scheme is just as in binary. Here we have to select the 
weighted maximum and then add thorn up to get the amplitude back.
PPM
Ternary pr codes of length 13 are seen to have a high resolution in time, 
such codes are useful for ranging. To obtain PPM signal the analog signal 
is converted into quantised sample of amplitude and these are used to position 
modulate a series of pulses. The position modulated pulses can be used to 
trigger the prs generator. Thus the starting point o f the sequence will now bo 
proportional to the amplitude of the sample.
The function of the receiver is to decide from the correlator output about 
the starting time of the pulse.
M-ary
The sequences discussed earlier have little or no cross correlation if the 
integral is carried over the proper time period. In M-ary modulation one of 
the M  alternative sequences is transmitted at a given time according to the data. 
The receiver compares the output of all M  cross correlators and decides. The 
data signals in such cases are converted into PCM and the code is used as initial 
condition of the sequence generator. The receiver uses matched filter technique 
and finds out the maximum matched filter output by comparison.
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ConclvdiThg Ramarhs
In this paper methods of generation of multilevel sequences both on ampli­
tude and phase state basis have been presented. Tt has been shown that utilisa­
tion of phase logic results in considerable simplification in generation o f phase- 
shift encoded raultistato signals and their processing.
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